

#2

Docket No.: 50090-478

**PATENT**

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Application of

Yukikazu MATSUO, et al.

Serial No.:

Group Art Unit:

Filed: February 28, 2002

Examiner:

For: TESTING DEVICE OF SEMICONDUCTOR INTEGRATED CIRCUIT AND TEST  
METHOD THEREFOR



**INFORMATION DISCLOSURE STATEMENT**

Commissioner for Patents  
Washington, DC 20231

Dear Sir:

In accordance with the provisions of 37 C.F.R. 1.56, 1.97 and 1.98, the attention of the Patent and Trademark Office is hereby directed to the documents listed on the attached form PTO-1449. It is respectfully requested that the documents be expressly considered during the prosecution of this application, and that the documents be made of record therein and appear among the "References Cited" on any patent to issue therefrom.


This Information Disclosure Statement is being filed within three months of the U.S. filing date OR before the mailing date of a first Office Action on the merits. No certification or fee is required.

Serial No.:

Attached to each non-English language reference is an English Abstract.

Respectfully submitted,

MCDERMOTT, WILL & EMERY



Stephen A. Becker  
Registration No. 26,527

600 13<sup>th</sup> Street, N.W.  
Washington, DC 20005-3096  
(202) 756-8000 SAB:kjw  
**Date: February 28, 2002**  
Facsimile: (202) 756-8087